Abstract: This paper employs a parallel algorithm of The Discontinuous Galerkin Time Domain (DGTD) to compute a 4×4 3-D integrated circuit packaging, utilizing 20, 40, 60, 80, 100 and 120 cores for ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results