This repository contains the final project for the CS2957 Computer Architecture course. It features two RISC-V CPU implementations in Verilog: Naive CPU: A classic five-stage pipelined processor.
Abstract: This article proposes a multi-layer SAGIN dynamic resource scheduling optimization algorithm that integrates federated learning (FL) and deep reinforcement learning (DRL) to address the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results